| .. |
|
ALU.scala
|
Rationalize ALU function encoding
|
2018-02-06 14:00:37 -08:00 |
|
AMOALU.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
BTB.scala
|
coreplex => subsystem
|
2018-02-21 14:42:24 -08:00 |
|
Breakpoint.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
BusErrorUnit.scala
|
Add cover points for BusErrorUnit (#1193)
|
2018-01-15 18:00:29 -08:00 |
|
CSR.scala
|
Implement misa.C proposal
|
2018-02-22 15:12:19 -08:00 |
|
Consts.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
DCache.scala
|
coreplex => subsystem
|
2018-02-21 14:42:24 -08:00 |
|
Decode.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
Events.scala
|
Add method to print perf events
|
2017-07-25 15:19:16 -07:00 |
|
Frontend.scala
|
Bump chisel and firrtl (#1232)
|
2018-03-01 15:19:12 -08:00 |
|
HellaCache.scala
|
Bump chisel and firrtl (#1232)
|
2018-03-01 15:19:12 -08:00 |
|
HellaCacheArbiter.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
IBuf.scala
|
Improve frontend branch prediction
|
2017-11-09 00:00:56 -08:00 |
|
ICache.scala
|
Bump chisel and firrtl (#1232)
|
2018-03-01 15:19:12 -08:00 |
|
IDecode.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
Instructions.scala
|
Add RVC instruction patterns
|
2017-07-25 15:19:16 -07:00 |
|
Multiplier.scala
|
Teach MulDiv to do either mul-only or div-only by setting unroll=0
|
2018-02-06 14:03:17 -08:00 |
|
NBDcache.scala
|
tilelink: split Acquire into Acquire{Block,Perm} (#1030)
|
2017-10-05 12:49:49 -07:00 |
|
PMP.scala
|
Move microarchitecture-neutral params from Rocket to Core
|
2017-10-03 17:34:18 -07:00 |
|
PTW.scala
|
coreplex => subsystem
|
2018-02-21 14:42:24 -08:00 |
|
RVC.scala
|
Expand C.UNIMP correctly (#1052)
|
2017-10-12 14:00:14 -07:00 |
|
RocketCore.scala
|
Fix mapping of acquire/release AMOs to fence operations
|
2018-02-23 16:39:47 -08:00 |
|
ScratchpadSlavePort.scala
|
tile: cake reduction
|
2018-01-02 17:49:08 -08:00 |
|
SimpleHellaCacheIF.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
TLB.scala
|
coreplex => subsystem
|
2018-02-21 14:42:24 -08:00 |
|
TLBPermissions.scala
|
rocket: add address to tlb permissions require msgs
|
2018-01-18 10:31:51 -08:00 |
|
package.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
8c6e745653