| .. |
|
arbiter.scala
|
Fix D$ arbiter for >2 inputs
|
2014-03-04 16:32:17 -08:00 |
|
btb.scala
|
Reduce node count a bit
|
2014-06-14 13:58:07 -07:00 |
|
consts.scala
|
Move branch resolution to M stage
|
2014-04-07 15:58:49 -07:00 |
|
core.scala
|
removed AddressSpaceConstants, CacheConstants, and TileLinkSizeConstants
|
2014-04-10 12:32:44 -07:00 |
|
csr.scala
|
Use ROMs to reduce node count and improve QoR a bit
|
2014-06-14 13:58:07 -07:00 |
|
ctrl.scala
|
Remove vestigial control signals
|
2014-06-14 13:58:07 -07:00 |
|
decode.scala
|
Replace needWidth() with getWidth.
|
2014-06-13 14:58:52 -07:00 |
|
dpath_alu.scala
|
Move branch resolution to M stage
|
2014-04-07 15:58:49 -07:00 |
|
dpath.scala
|
removed AddressSpaceConstants, CacheConstants, and TileLinkSizeConstants
|
2014-04-10 12:32:44 -07:00 |
|
ecc.scala
|
clean up Int <-> Boolean conversion stuff
|
2014-06-14 13:58:07 -07:00 |
|
fpu.scala
|
Use BundleWithConf to avoid clone method boilerplate
|
2014-05-09 19:37:16 -07:00 |
|
icache.scala
|
Use BundleWithConf to avoid clone method boilerplate
|
2014-05-09 19:37:16 -07:00 |
|
instructions.scala
|
Sync with riscv-opcodes (csr register mapping)
|
2014-04-08 15:48:37 -07:00 |
|
multiplier.scala
|
Use BundleWithConf to avoid clone method boilerplate
|
2014-05-09 19:37:16 -07:00 |
|
nbdcache.scala
|
refactor Metadata, clean and expand coherence API
|
2014-05-28 16:05:48 -07:00 |
|
package.scala
|
Simplify handling of CAUSE register
|
2014-01-24 16:37:39 -08:00 |
|
ptw.scala
|
Use BundleWithConf to avoid clone method boilerplate
|
2014-05-09 19:37:16 -07:00 |
|
rocc.scala
|
Fix RoCC accumulator example
|
2014-05-14 16:17:39 -07:00 |
|
tile.scala
|
clean up Int <-> Boolean conversion stuff
|
2014-06-14 13:58:07 -07:00 |
|
tlb.scala
|
Use Mem instead of Vec[Reg]
|
2014-05-18 19:25:43 -07:00 |
|
util.scala
|
rename Unsigned.size to Unsigned.clog2
|
2014-06-14 13:58:07 -07:00 |
