Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
4649c42f50532fdfc9a8dd64a60c2289c361dc7f
rocket-chip/uncore/src/main/scala/tilelink2
T
History
Wesley W. Terpstra 4649c42f50 tilelink2: use a new type in the signature of null-parameter Bundle methods
2016-09-05 20:58:38 -07:00
..
Bases.scala
tilelink2: mask out unnecessary address bits
2016-09-05 20:58:38 -07:00
Bundles.scala
tilelink2: use a new type in the signature of null-parameter Bundle methods
2016-09-05 20:58:38 -07:00
Monitor.scala
tilelink2: eliminate common subexpressions in Monitor to reduce firrtl output
2016-09-05 20:58:37 -07:00
Nodes.scala
tilelink2: add a TLBundle constructor
2016-09-05 20:58:37 -07:00
Operations.scala
tilelink2: prototype crossbar implementation
2016-09-05 20:58:37 -07:00
Parameters.scala
tilelink2: clarify that fifoId only applies to accesses (not hints)
2016-09-05 20:58:38 -07:00
RegField.scala
tilelink2: include an abstract definition for register mapped devices
2016-09-05 20:58:38 -07:00
SRAM.scala
tilelink2: add a stub SRAM manager
2016-09-05 20:58:38 -07:00
Xbar.scala
tilelink2: prototype crossbar implementation
2016-09-05 20:58:37 -07:00
Powered by Gitea Version: 1.27.1 Page: 11ms Template: 3ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API