riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

compute number of outstanding misses for DRAMSideLLCNull

Browse Source
This commit is contained in:
Yunsup Lee 2014-09-12 18:06:20 -07:00
parent e40a6fdd64
commit 09de2e2794
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/PublicConfigs.scala
View File

@ -108,7 +108,7 @@ class DefaultConfig extends ChiselConfig {
Module(new DRAMSideLLC_HasKnownBug(sets=512, ways=8, outstanding=16,
refill_cycles=refill, tagLeaf=tag, dataLeaf=data))
} else {
Module(new DRAMSideLLCNull(8, refill))
Module(new DRAMSideLLCNull(site(NReleaseTransactors)+site(NAcquireTransactors), refill))
}
}
case BuildCoherenceMaster => (id: Int) => {