riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
617 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
391a9b9110
Go to file
Andrew Waterman 391a9b9110 Use buses, rather than crossbars, by default in TLInterconnect 
We should eventually parameterize this, of course.
2016-05-26 16:10:42 -07:00
uncore Use buses, rather than crossbars, by default in TLInterconnect 2016-05-26 16:10:42 -07:00