1
0
rocket-chip/src/main/scala
Jacob Chang 09160d0cd5
Changed label for DCache and ICache error covers + take away exclusio… (#1155)
* Changed label for DCache and ICache error covers + take away exclusion that shouldn't be there

* rocket: add d-channel error to I$
2017-12-13 20:16:36 -08:00
..
amba Error device: require explicit control of atomic and transfer sizes 2017-12-08 13:41:09 -08:00
config config: fix warning 2017-09-22 14:58:36 -07:00
coreplex Error device: require explicit control of atomic and transfer sizes 2017-12-08 13:41:09 -08:00
devices Error device: require explicit control of atomic and transfer sizes 2017-12-08 13:41:09 -08:00
diplomacy CloneModule: must be public to be used in pattern matches 2017-12-08 14:57:08 -08:00
groundtest groundtest: connect the ibus to a fictitious master (#1140) 2017-12-01 18:28:24 -08:00
interrupts diplomacy: provide a val name for all LazyModule constructions 2017-12-01 11:28:21 -08:00
jtag Bump Chisel and Firrtl (#1134) 2017-12-08 14:22:18 -08:00
regmapper regmapper: fix d_ready => d_bits loop in RegField.bytes 2017-11-30 16:38:45 -08:00
rocket Changed label for DCache and ICache error covers + take away exclusio… (#1155) 2017-12-13 20:16:36 -08:00
system coreplex: WithStatelessBridge => WithIncoherentTiles (#1092) 2017-11-07 13:47:56 -08:00
tile DTS: collect common DTS nodes and move timebase-frequency to cores 2017-11-20 18:09:57 -08:00
tilelink diplomacy: remove the :=? operator in favour of magic :*=* (#1139) 2017-12-01 18:28:37 -08:00
unittest unittest: add an API for describing LazyModule unit tests 2017-12-01 11:26:59 -08:00
util Add Cross Cover Property Library (#1149) 2017-12-07 18:46:10 -08:00