1
0
Go to file
2014-09-10 17:14:55 -07:00
chisel@94650dae31 generate consts.vh from chisel source 2014-09-10 17:14:55 -07:00
csrc update for rocket-chip release 2014-08-31 20:26:55 -07:00
dramsim2@0b3ee6799a integrate updated rocket/uncore 2012-10-18 17:51:41 -07:00
emulator tease out reference-chip specific stuff 2014-09-09 20:49:28 -07:00
fsim generate consts.vh from chisel source 2014-09-10 17:14:55 -07:00
hardfloat@9c2e1605e6 add berkeley-hardfloat as submodule 2014-09-08 00:18:49 -07:00
project update for rocket-chip release 2014-08-31 20:26:55 -07:00
riscv-tools@26f1c35425 merge in rocketchip changes from master 2014-09-02 13:51:57 -07:00
rocket@b53ad86d43 Adjustements to top-level parameters and knobs for hwacha 2014-09-07 17:57:33 -07:00
src/main/scala generate consts.vh from chisel source 2014-09-10 17:14:55 -07:00
uncore@5aff088b40 Merge branch 'dse' 2014-09-06 06:59:14 -07:00
vsim generate consts.vh from chisel source 2014-09-10 17:14:55 -07:00
vsrc generate consts.vh from chisel source 2014-09-10 17:14:55 -07:00
.gitignore update gitignore 2014-09-01 08:59:59 -07:00
.gitmodules add berkeley-hardfloat as submodule 2014-09-08 00:18:49 -07:00
Makefrag generate consts.vh from chisel source 2014-09-10 17:14:55 -07:00
README.md update README 2014-08-31 20:57:16 -07:00
sbt-launch.jar Bump scala to 2.10.2, sbt to 0.13-RC2, including new launcher. Upgrade reflection in network.scala to 2.10 lib. Constants now obtained from subproject package objects. Give network its own file. 2013-07-24 23:28:43 -07:00

Quick and dirty instructions:

Checkout The Code

$ git submodule update --init --recursive

Building The Toolchain

To build RISC-V ISA simulator, frontend server, proxy kernel and newlib based GNU toolchain:

$ export RISCV=/path/to/riscv/toolchain/installation
$ cd riscv-tools
$ ./build.sh

Building The Project

To build the C simulator:

$ cd emulator
$ make

To build the VCS simulator:

$ cd vsim
$ make

in either case, you can run a set of assembly tests or simple benchmarks:

$ make run-asm-tests
$ make run-vecasm-tests
$ make run-vecasm-timer-tests
$ make run-bmarks-test

To build a C simulator that is capable of VCD waveform generation:

$ cd emulator
$ make emulator-debug

(note that you must have run make emulator at least once before running make emulator-debug)

And to run the assembly tests on the C simulator and generate waveforms:

$ make run-asm-tests-debug
$ make run-vecasm-tests-debug
$ make run-vecasm-timer-tests-debug
$ make run-bmarks-test-debug

To get FPGA-synthesizable verilog (output will be in fsim/generated-src):

$ cd fsim
$ make

Updating To A Newer Version Of Chisel

To grab a newer version of chisel:

$ git submodule update --init
$ cd chisel
$ git pull origin master