  Howard MaoandAndrew Waterman
|
38e0967816
|
strip DMA and RoCC CSRs out of rocket and uncore (#201)
|
2016-08-15 23:08:55 -07:00 |
|
 Andrew Waterman
|
458520c8f6
|
Use a generic UInt for TileLink op sizes, rather than MT_xx enum
|
2016-08-09 15:24:51 -07:00 |
|
|
Howard Mao
|
0a85e92652
|
Allow additional internal MMIO devices to be created without changing BaseConfig
|
2016-08-04 11:04:52 -07:00 |
|
|
Andrew Waterman
|
791a27748b
|
Update firrtl and remove firrtl hack in plic
|
2016-08-02 15:19:48 -07:00 |
|
|
Andrew Waterman
|
832e56d3c7
|
Fix toBits/toUInt/toSInt deprecation warnings
|
2016-07-31 17:13:52 -07:00 |
|
 Wesley W. Terpstra
|
11ec5b2cf4
|
bram: don't deal with multibeat; rely on the fragmenter
|
2016-07-22 14:51:05 -07:00 |
|
|
Wesley W. TerpstraandHoward Mao
|
fa8317fec1
|
debug: add clock crossing primitives
|
2016-07-19 14:52:43 -07:00 |
|
|
Howard Mao
|
84098db81f
|
add a TileLinkTestRAM
|
2016-07-15 11:03:26 -07:00 |
|
 Albert Ou
|
4c07aedfad
|
Rewrite BRAMSlave to infer a single BRAM instance
|
2016-07-05 14:21:21 -07:00 |
|
|
Howard Mao
|
9feca99d5d
|
make PutBlock wmask argument match Put
|
2016-06-28 13:10:46 -07:00 |
|
|
Howard Mao
|
b936aa9826
|
refactor uncore files into separate packages
|
2016-06-28 13:10:46 -07:00 |
|