riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
775 Commits 1 Branch 0 Tags
2d44be747a71731a58c66c8ab4ba95b437da89a4
Commit Graph
17 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Christopher CelioandAndrew Waterman 3fe00ce32a Update README.md 
- Removed instruction to checkout riscv-tests (as they are now globally installed when building the riscv-tools).
- Clarified the riscv-tools set-up information to clarify that the rocket-chip/riscv-tools is the version to build.
 2016-05-10 22:12:02 -07:00
Christopher Celio 8687ce5ebd bump torture 2016-02-16 15:13:59 -08:00
Christopher Celio 2e15d92d18 bump torture 2016-02-16 14:24:31 -08:00
Christopher Celio c1b4d9372f Revert "add new parameters for new SCR file" 
This reverts commit 4dad5b8b32.

The commit breaks the build.
 2016-02-13 04:02:20 -08:00
Christopher Celio 6c6bbca92a Revert "use singleton for global" 
This reverts commit 4d0f941de3.

The commit breaks the build.
 2016-02-13 03:56:47 -08:00
Christopher Celio 754c47bdd1 Removed "make debug" test from travis 
- currently causes gcc4.8 to crash
  - likely due to high memory requirements in compiling generated c++
    code for debug/vcd output
 2015-09-14 15:45:50 -07:00
Christopher Celio c2344ee2bc Added generated-src-debug to make clean target 2015-09-11 19:07:33 -07:00
Christopher Celio c9d89226fb Generated *.d file of tests now kept in order 
-Changed Set to LinkedHashSet in Testing.scala
 2015-09-11 18:36:04 -07:00
Christopher Celio c8a7deb950 Added a commitlog post-processor for Rocket 
- Useful for taking Rocket's out-of-order writebacks and generating an
    in-order commit log.
  - Resulting commit log can be diffed against Spike's commit log.
 2015-09-11 16:06:01 -07:00
Christopher Celio 17e971bbfa Add emulator "make debug" and "-j" to travis 2015-09-10 17:34:16 -07:00
Christopher Celio d9a2162472 Bump Chisel 2015-09-10 17:26:41 -07:00
Christopher Celio 8f71c4da2d Reintroduced multiple emulator backend directories 
Fixes a "make -j" concurrency bug due to deleting files that another
  parallel rule depends on.
 2015-09-10 17:14:23 -07:00
Christopher Celio 83df4bcc35 Fixed run-bmark-tests make target in vsim 2015-09-09 22:37:47 -07:00
Christopher Celio e6b6ff5a1d Update README.md 
Corrected PublicConfigs.scala -> Configs.scala
 2015-09-02 22:55:53 -07:00
Christopher Celio b55765f597 Bump riscv-tools 2015-08-26 16:08:45 -07:00
Christopher Celio b1e845f370 Add space to README.md 2015-08-26 14:34:22 -07:00
Christopher Celio fc52840ce2 move timeout in Makefile to a variable 2014-01-31 16:52:59 -08:00