riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

changing SystemVerilog params to Verilog style (#801)

Browse Source 
vivado-2016.1 synthesis doesn't support SystemVerilog string type parameters
This commit is contained in:
Shreesha Srinath 2017-06-16 22:47:12 -07:00 committed by Wesley W. Terpstra
parent 31415060fe
commit ff1f0170dc
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vsrc/plusarg_reader.v
View File

@ -2,7 +2,7 @@
// No default parameter values are intended, nor does IEEE 1800-2012 require them (clause A.2.4 param_assignment), // No default parameter values are intended, nor does IEEE 1800-2012 require them (clause A.2.4 param_assignment),
// but Incisive demands them. These default values should never be used. // but Incisive demands them. These default values should never be used.
module plusarg_reader #(string FORMAT="borked=%d", int DEFAULT=0) ( module plusarg_reader #(FORMAT="borked=%d", DEFAULT=0) (
output [31:0] out output [31:0] out
); );