riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix store prefetch bug, it no longer occupies an entry in the sdq

Browse Source
This commit is contained in:
Yunsup Lee 2012-03-03 15:07:22 -08:00
parent 1b3307df32
commit f9fb3978ca
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rocket/src/main/scala/coherence.scala
View File

@ -92,8 +92,8 @@ object cpuCmdToRW {
val store = (cmd === M_XWR) val store = (cmd === M_XWR)
val load = (cmd === M_XRD) val load = (cmd === M_XRD)
val amo = cmd(3).toBool val amo = cmd(3).toBool
val read = load || amo || (cmd === M_PFR) val read = load || amo || (cmd === M_PFR) || (cmd === M_PFW)
val write = store || amo || (cmd === M_PFW) val write = store || amo
(read, write) (read, write)
} }
} }