1
0

Rename PRCICoreIO to PRCITileIO

This commit is contained in:
Andrew Waterman
2016-05-02 18:08:01 -07:00
parent 000e20f937
commit f784f4da93
3 changed files with 3 additions and 3 deletions

View File

@ -31,7 +31,7 @@ abstract class Tile(resetSignal: Bool = null)
val cached = Vec(nCachedTileLinkPorts, new ClientTileLinkIO)
val uncached = Vec(nUncachedTileLinkPorts, new ClientUncachedTileLinkIO)
val host = new HtifIO // Unused, but temporarily extant for zscale/groundtest
val prci = new PRCICoreIO().flip
val prci = new PRCITileIO().flip
val dma = new DmaIO
}
}