riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Rename PRCICoreIO to PRCITileIO

Browse Source
This commit is contained in:
Andrew Waterman
2016-05-02 18:08:01 -07:00
parent 000e20f937
commit f784f4da93
3 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/rocket.scala
View File

@ -110,7 +110,7 @@ object ImmGen {
class Rocket(implicit p: Parameters) extends CoreModule()(p) {
val io = new Bundle {
val prci = new PRCICoreIO().flip
val prci = new PRCITileIO().flip
val imem = new FrontendIO()(p.alterPartial({case CacheName => "L1I" }))
val dmem = new HellaCacheIO()(p.alterPartial({ case CacheName => "L1D" }))
val ptw = new DatapathPTWIO().flip