riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix order of assignments in ManagerTileLinkNetworkPort

Browse Source
This commit is contained in:
Howard Mao 2016-05-11 16:44:16 -07:00
parent 533b229175
commit f138819992
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
uncore/src/main/scala/converters.scala
View File

@ -204,10 +204,10 @@ class ManagerTileLinkNetworkPort(managerId: Int, idConvert: UInt => UInt)
}
io.network.grant <> ManagerTileLinkHeaderCreator(io.manager.grant, managerId, (u: UInt) => u)
io.network.probe <> ManagerTileLinkHeaderCreator(io.manager.probe, managerId, idConvert)
io.manager.acquire.bits.client_id := io.network.acquire.bits.header.src
io.manager.acquire <> DecoupledLogicalNetworkIOUnwrapper(io.network.acquire)
io.manager.release.bits.client_id := io.network.release.bits.header.src
io.manager.acquire.bits.client_id := io.network.acquire.bits.header.src
io.manager.release <> DecoupledLogicalNetworkIOUnwrapper(io.network.release)
io.manager.release.bits.client_id := io.network.release.bits.header.src
io.manager.finish <> DecoupledLogicalNetworkIOUnwrapper(io.network.finish)
}