riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge pull request #30 from ucb-bar/chisel3

Browse Source 
Chisel 3 support
This commit is contained in:
Palmer Dabbelt 2016-03-24 11:52:02 -07:00
commit c6e974b110
2 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/cache.scala
View File

@ -953,7 +953,7 @@ class L2AcquireTracker(trackerId: Int)(implicit p: Parameters) extends L2XactTra
io.data.write.bits.way_en := xact_way_en
io.data.write.bits.addr_idx := xact_addr_idx
io.data.write.bits.addr_beat := curr_write_beat
io.data.write.bits.wmask := SInt(-1) // Always writes a full beat
io.data.write.bits.wmask := ~UInt(0, io.data.write.bits.wmask.getWidth)
io.data.write.bits.data := data_buffer(curr_write_beat)
// soon as the data is released, granted, put, or read from the cache

4
uncore/src/main/scala/htif.scala
View File

@ -38,6 +38,8 @@ class HostIO(w: Int) extends Bundle {
val in = Decoupled(Bits(width = w)).flip
val out = Decoupled(Bits(width = w))
val debug_stats_csr = Bool(OUTPUT)
override def cloneType = new HostIO(w).asInstanceOf[this.type]
}
class HtifIO(implicit p: Parameters) extends HtifBundle()(p) {
@ -235,6 +237,8 @@ class NastiIOHostIOConverter(htifW: Int)(implicit val p: Parameters)
val reset = Bool(OUTPUT)
}
def cloneType = new NastiIOHostIOConverter(htifW).asInstanceOf[this.type]
val raddr = io.nasti.ar.bits.addr(6, 2)
val waddr = io.nasti.aw.bits.addr(6, 2)