riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

coreplex: make rational+synchronous crossing configurable (#688)

Browse Source
This commit is contained in:
Wesley W. Terpstra authored and GitHub committed 2017-04-19 16:16:05 -07:00
1 parent 408107447c
commit b4d17c76d1
3 files changed
+13 -13
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/util/RationalCrossing.scala
+1 -1
View File
@@ -114,7 +114,7 @@ class RationalCrossingSink[T <: Data](gen: T, direction: RationalDirection = Sym
}
}
class RationalCrossing[T <: Data](gen: T, direction: RationalDirection = Symmetric) extends Module
class RationalCrossingFull[T <: Data](gen: T, direction: RationalDirection = Symmetric) extends Module
{
val io = new CrossingIO(gen)