riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: make rational+synchronous crossing configurable (#688)

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-04-19 16:16:05 -07:00
committed by GitHub
parent 408107447c
commit b4d17c76d1
3 changed files with 13 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
src/main/scala/coreplex/Configs.scala
View File

@@ -20,7 +20,7 @@ class BaseCoreplexConfig extends Config ((site, here, up) => {
case ASIdBits => 0
case XLen => 64 // Applies to all cores
case BuildCore => (p: Parameters) => new Rocket()(p)
case RocketCrossing => Synchronous
case RocketCrossing => SynchronousCrossing()
case RocketTilesKey => Nil
case DMKey => DefaultDebugModuleConfig(site(XLen))
case NTiles => site(RocketTilesKey).size
@@ -211,13 +211,13 @@ class WithBootROMFile(bootROMFile: String) extends Config((site, here, up) => {
})
class WithSynchronousRocketTiles extends Config((site, here, up) => {
case RocketCrossing => Synchronous
case RocketCrossing => SynchronousCrossing()
})
class WithAynchronousRocketTiles(depth: Int, sync: Int) extends Config((site, here, up) => {
case RocketCrossing => Asynchronous(depth, sync)
case RocketCrossing => AsynchronousCrossing(depth, sync)
})
class WithRationalRocketTiles extends Config((site, here, up) => {
case RocketCrossing => Rational
case RocketCrossing => RationalCrossing()
})