riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Make sure there's enough xact id bits

Browse Source
This commit is contained in:
Eric Love 2016-03-11 16:54:56 -08:00 committed by Howard Mao
parent 67e711844a
commit 8a47c3f346
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
uncore/src/main/scala/rtc.scala
View File

@ -51,6 +51,7 @@ class RTC(csr_MTIME: Int)(implicit p: Parameters) extends HtifModule
id = coreId, id = coreId,
addr = addrTable(coreId), addr = addrTable(coreId),
size = UInt(log2Up(csrDataBytes))) size = UInt(log2Up(csrDataBytes)))
require(p(MIFMasterTagBits) >= log2Up(nCores))
io.w.valid := sending_data io.w.valid := sending_data
io.w.bits := NastiWriteDataChannel(data = rtc) io.w.bits := NastiWriteDataChannel(data = rtc)