replace remaining uses of Vec.fill
This commit is contained in:
parent
e3d2207c72
commit
88b15dba60
@ -481,8 +481,8 @@ class NASTICrossbar(nMasters: Int, nSlaves: Int, addrmap: Seq[(BigInt, BigInt)])
|
||||
val slaves = Vec(new NASTIIO, nSlaves)
|
||||
}
|
||||
|
||||
val routers = Vec.fill(nMasters) { Module(new NASTIRouter(addrmap)).io }
|
||||
val arbiters = Vec.fill(nSlaves) { Module(new NASTIArbiter(nMasters)).io }
|
||||
val routers = Vec(nMasters, Module(new NASTIRouter(addrmap)).io)
|
||||
val arbiters = Vec(nSlaves, Module(new NASTIArbiter(nMasters)).io)
|
||||
|
||||
for (i <- 0 until nMasters) {
|
||||
routers(i).master <> io.masters(i)
|
||||
|
@ -116,7 +116,7 @@ class SMIIONASTIReadIOConverter(val dataWidth: Int, val addrWidth: Int)
|
||||
val recvInd = Reg(init = UInt(0, wordCountBits))
|
||||
val sendDone = Reg(init = Bool(false))
|
||||
|
||||
val buffer = Reg(init = Vec.fill(maxWordsPerBeat) { Bits(0, dataWidth) })
|
||||
val buffer = Reg(init = Vec(maxWordsPerBeat, Bits(0, dataWidth)))
|
||||
|
||||
io.ar.ready := (state === s_idle)
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user