riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: detect 1-bit overflow in register definitions

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-09-02 22:48:00 -07:00
parent a1fc01fd6d
commit 8343070639
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/tilelink2/RegMapper.scala
View File

@ -85,7 +85,7 @@ object RegMapper
val (reg, low, field) = flat(i)
val high = low + field.width - 1
// Confirm that no register is too big
require (high <= 8*bytes)
require (high < 8*bytes)
val rimask = frontMask(high, low).orR()
val wimask = frontMask(high, low).andR()
val romask = backMask(high, low).orR()