riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix pseudo-LRU verilog generation bug

Browse Source
This commit is contained in:
Andrew Waterman 2012-05-02 19:27:27 -07:00
parent 622a801bb1
commit 2d4e5d3813
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/itlb.scala
View File

@ -56,7 +56,7 @@ class PseudoLRU(n: Int)
var idx = UFix(1,1) var idx = UFix(1,1)
for (i <- log2up(n)-1 to 0 by -1) { for (i <- log2up(n)-1 to 0 by -1) {
val bit = way(i) val bit = way(i)
val mask = (UFix(1) << idx)(n-1,0) val mask = (UFix(1,n) << idx)(n-1,0)
next_state = next_state & ~mask | Mux(bit, UFix(0), mask) next_state = next_state & ~mask | Mux(bit, UFix(0), mask)
//next_state.bitSet(idx, !bit) //next_state.bitSet(idx, !bit)
idx = Cat(idx, bit) idx = Cat(idx, bit)