riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

cleanups supporting uncore hierarchy

Browse Source
This commit is contained in:
Henry Cook committed 2014-01-31 12:07:26 -08:00
1 parent febd26f505
commit 2c2b3a7678
3 files changed
+5 -5
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/tile.scala
+1 -1
View File
@@ -20,7 +20,7 @@ case class RocketConfiguration(tl: TileLinkConfiguration,
if (fastLoadByte) require(fastLoadWord)
}
class Tile(resetSignal: Bool = null)(confIn: RocketConfiguration) extends Module(_reset = resetSignal) with ClientCoherenceAgent
class Tile(resetSignal: Bool = null)(confIn: RocketConfiguration) extends Module(_reset = resetSignal)
{
val memPorts = 2 // Number of ports to outer memory system from tile: 1 from I$, 1 from D$
val dcachePortId = 0