make vlsi use dram model by default
This commit is contained in:
Submodule riscv-rocket updated: b035b23852...8c1b05f604
2
uncore
2
uncore
Submodule uncore updated: 5cfbf2bce8...bbe2066a56
Reference in New Issue
Block a user