riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Don't ignore data value when writing MIPI

Browse Source
This commit is contained in:
Andrew Waterman 2016-01-12 16:23:06 -08:00
parent 7bf503a275
commit 00d17abd78
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/csr.scala
View File

@ -398,7 +398,7 @@ class CSRFile(implicit p: Parameters) extends CoreModule()(p)
reg_mip.msip := new_mip.msip
}
when (decoded_addr(CSRs.mipi)) {
reg_mip.msip := true
reg_mip.msip := wdata(0)
}
when (decoded_addr(CSRs.mie)) {
val new_mie = new MIP().fromBits(wdata)