1
0
rocket-chip/rocket/src/main/scala/ptw.scala

128 lines
3.4 KiB
Scala
Raw Normal View History

package rocket
2011-11-09 23:52:17 +01:00
2012-10-08 05:15:54 +02:00
import Chisel._
import Node._
import Constants._
import Util._
2011-11-09 23:52:17 +01:00
2013-01-07 22:38:59 +01:00
class TLBPTWIO extends Bundle {
val req = new FIFOIO()(UFix(width = VPN_BITS))
val resp = new PipeIO()(new Bundle {
val error = Bool()
val ppn = UFix(width = PPN_BITS)
val perm = Bits(width = PERM_BITS)
}).flip
2012-11-27 10:28:06 +01:00
val status = new Status().asInput
val invalidate = Bool(INPUT)
}
2013-01-07 22:38:59 +01:00
class DatapathPTWIO extends Bundle {
val ptbr = UFix(INPUT, PADDR_BITS)
val invalidate = Bool(INPUT)
2012-11-27 10:28:06 +01:00
val status = new Status().asInput
2011-11-09 23:52:17 +01:00
}
2012-11-06 11:55:45 +01:00
class PTW(n: Int)(implicit conf: RocketConfiguration) extends Component
2011-11-09 23:52:17 +01:00
{
val io = new Bundle {
2013-01-07 22:38:59 +01:00
val requestor = Vec(n) { new TLBPTWIO }.flip
val mem = new HellaCacheIO()(conf.dcache)
val dpath = new DatapathPTWIO
}
2011-11-09 23:52:17 +01:00
val levels = 3
val bitsPerLevel = VPN_BITS/levels
require(VPN_BITS == levels * bitsPerLevel)
val s_ready :: s_req :: s_wait :: s_done :: s_error :: Nil = Enum(5) { UFix() };
val state = Reg(resetVal = s_ready)
val count = Reg{UFix(width = log2Up(levels))}
val r_req_vpn = Reg{Bits()}
val r_req_dest = Reg{Bits()}
2012-11-27 11:42:27 +01:00
val r_pte = Reg{Bits()}
2011-11-09 23:52:17 +01:00
2012-11-27 11:42:27 +01:00
val vpn_idx = AVec((0 until levels).map(i => (r_req_vpn >> (levels-i-1)*bitsPerLevel)(bitsPerLevel-1,0)))(count)
2012-03-18 07:00:51 +01:00
2012-11-06 11:55:45 +01:00
val arb = new RRArbiter(n)(UFix(width = VPN_BITS))
2012-10-10 06:35:03 +02:00
arb.io.in <> io.requestor.map(_.req)
arb.io.out.ready := state === s_ready
when (arb.io.out.fire()) {
r_req_vpn := arb.io.out.bits
r_req_dest := arb.io.chosen
2012-11-27 11:42:27 +01:00
r_pte := Cat(io.dpath.ptbr(PADDR_BITS-1,PGIDX_BITS), io.mem.resp.bits.data(PGIDX_BITS-1,0))
2011-11-10 09:23:29 +01:00
}
when (io.mem.resp.valid) {
2012-11-27 11:42:27 +01:00
r_pte := io.mem.resp.bits.data
2011-11-09 23:52:17 +01:00
}
io.mem.req.valid := state === s_req
io.mem.req.bits.phys := Bool(true)
io.mem.req.bits.cmd := M_XRD
io.mem.req.bits.typ := MT_D
2012-11-27 11:42:27 +01:00
io.mem.req.bits.addr := Cat(r_pte(PADDR_BITS-1,PGIDX_BITS), vpn_idx).toUFix << log2Up(conf.xprlen/8)
io.mem.req.bits.kill := Bool(false)
2012-10-10 06:35:03 +02:00
val resp_val = state === s_done || state === s_error
val resp_err = state === s_error || state === s_wait
2011-11-10 09:23:29 +01:00
val resp_ptd = io.mem.resp.bits.data(1,0) === Bits(1)
val resp_pte = io.mem.resp.bits.data(1,0) === Bits(2)
2012-11-27 11:42:27 +01:00
val r_resp_ppn = io.mem.req.bits.addr >> PGIDX_BITS
val resp_ppn = AVec((0 until levels-1).map(i => Cat(r_resp_ppn >> bitsPerLevel*(levels-i-1), r_req_vpn(bitsPerLevel*(levels-i-1)-1,0))) :+ r_resp_ppn)(count)
for (i <- 0 until io.requestor.size) {
val me = r_req_dest === UFix(i)
2012-10-10 06:35:03 +02:00
io.requestor(i).resp.valid := resp_val && me
io.requestor(i).resp.bits.error := resp_err
2012-11-27 11:42:27 +01:00
io.requestor(i).resp.bits.perm := r_pte(9,4)
2012-10-10 06:35:03 +02:00
io.requestor(i).resp.bits.ppn := resp_ppn.toUFix
io.requestor(i).invalidate := io.dpath.invalidate
io.requestor(i).status := io.dpath.status
}
2011-11-09 23:52:17 +01:00
// control state machine
switch (state) {
is (s_ready) {
2012-10-10 06:35:03 +02:00
when (arb.io.out.valid) {
state := s_req;
}
count := UFix(0)
2011-11-09 23:52:17 +01:00
}
is (s_req) {
when (io.mem.req.ready) {
state := s_wait;
2011-11-09 23:52:17 +01:00
}
}
is (s_wait) {
when (io.mem.resp.bits.nack) {
state := s_req
}
when (io.mem.resp.valid) {
2011-11-09 23:52:17 +01:00
when (resp_pte) { // page table entry
state := s_done
2011-11-09 23:52:17 +01:00
}
2012-02-12 02:20:33 +01:00
.otherwise {
count := count + UFix(1)
when (resp_ptd && count < UFix(levels-1)) {
state := s_req
}
.otherwise {
state := s_error
}
2011-11-09 23:52:17 +01:00
}
}
}
2011-11-09 23:52:17 +01:00
is (s_done) {
2012-02-12 02:20:33 +01:00
state := s_ready;
2011-11-09 23:52:17 +01:00
}
is (s_error) {
2012-02-12 02:20:33 +01:00
state := s_ready;
2011-11-09 23:52:17 +01:00
}
}
}