2012-10-11 00:42:39 +02:00
|
|
|
package uncore
|
2012-03-16 02:36:07 +01:00
|
|
|
import Chisel._
|
|
|
|
|
2013-01-25 08:40:47 +01:00
|
|
|
class SlowIO[T <: Data](val divisor_max: Int)(data: => T) extends Component
|
2012-03-16 02:36:07 +01:00
|
|
|
{
|
|
|
|
val io = new Bundle {
|
2012-06-07 03:22:56 +02:00
|
|
|
val out_fast = new FIFOIO()(data).flip
|
|
|
|
val out_slow = new FIFOIO()(data)
|
2012-03-16 02:36:07 +01:00
|
|
|
|
2012-06-07 03:22:56 +02:00
|
|
|
val in_fast = new FIFOIO()(data)
|
|
|
|
val in_slow = new FIFOIO()(data).flip
|
2012-03-16 02:36:07 +01:00
|
|
|
|
|
|
|
val clk_slow = Bool(OUTPUT)
|
2013-01-25 08:40:47 +01:00
|
|
|
|
|
|
|
val set_divisor = new PipeIO()(Bits(width = 32)).flip
|
|
|
|
val divisor = Bits(OUTPUT, 32)
|
|
|
|
}
|
|
|
|
|
|
|
|
require(divisor_max >= 8 && divisor_max <= 65536 && isPow2(divisor_max))
|
|
|
|
val divisor = Reg(resetVal = UFix(divisor_max-1))
|
|
|
|
val d_shadow = Reg(resetVal = UFix(divisor_max-1))
|
|
|
|
val hold = Reg(resetVal = UFix(divisor_max/4-1))
|
|
|
|
val h_shadow = Reg(resetVal = UFix(divisor_max/4-1))
|
|
|
|
when (io.set_divisor.valid) {
|
|
|
|
d_shadow := io.set_divisor.bits(log2Up(divisor_max)-1, 0).toUFix
|
|
|
|
h_shadow := io.set_divisor.bits(log2Up(divisor_max)-1+16, 16).toUFix
|
2012-03-16 02:36:07 +01:00
|
|
|
}
|
2013-01-25 08:40:47 +01:00
|
|
|
io.divisor := hold << UFix(16) | divisor
|
2012-03-16 02:36:07 +01:00
|
|
|
|
2013-01-25 08:40:47 +01:00
|
|
|
val count = Reg{UFix(width = log2Up(divisor_max))}
|
|
|
|
val clock = Reg{Bool()}
|
|
|
|
count := count + UFix(1)
|
2012-03-16 02:36:07 +01:00
|
|
|
|
2013-01-25 08:40:47 +01:00
|
|
|
val rising = count === (divisor >> UFix(1))
|
|
|
|
val falling = count === divisor
|
|
|
|
val held = count === (divisor >> UFix(1)) + hold
|
|
|
|
|
|
|
|
when (falling) {
|
|
|
|
divisor := d_shadow
|
|
|
|
hold := h_shadow
|
|
|
|
count := UFix(0)
|
|
|
|
clock := Bool(false)
|
|
|
|
}
|
|
|
|
when (rising) {
|
|
|
|
clock := Bool(true)
|
|
|
|
}
|
2012-03-16 02:36:07 +01:00
|
|
|
|
|
|
|
val in_slow_rdy = Reg(resetVal = Bool(false))
|
|
|
|
val out_slow_val = Reg(resetVal = Bool(false))
|
|
|
|
val out_slow_bits = Reg() { data }
|
|
|
|
|
2012-08-09 07:11:32 +02:00
|
|
|
val fromhost_q = new Queue(1)(data)
|
2013-01-25 08:40:47 +01:00
|
|
|
fromhost_q.io.enq.valid := rising && (io.in_slow.valid && in_slow_rdy || reset)
|
2012-03-16 02:36:07 +01:00
|
|
|
fromhost_q.io.enq.bits := io.in_slow.bits
|
|
|
|
fromhost_q.io.deq <> io.in_fast
|
|
|
|
|
2012-08-09 07:11:32 +02:00
|
|
|
val tohost_q = new Queue(1)(data)
|
2012-03-16 02:36:07 +01:00
|
|
|
tohost_q.io.enq <> io.out_fast
|
2013-01-25 08:40:47 +01:00
|
|
|
tohost_q.io.deq.ready := rising && io.out_slow.ready && out_slow_val
|
2012-03-16 02:36:07 +01:00
|
|
|
|
2013-01-25 08:40:47 +01:00
|
|
|
when (held) {
|
2012-03-16 02:36:07 +01:00
|
|
|
in_slow_rdy := fromhost_q.io.enq.ready
|
|
|
|
out_slow_val := tohost_q.io.deq.valid
|
2012-03-26 06:45:10 +02:00
|
|
|
out_slow_bits := Mux(reset, fromhost_q.io.deq.bits, tohost_q.io.deq.bits)
|
2012-03-16 02:36:07 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
io.in_slow.ready := in_slow_rdy
|
|
|
|
io.out_slow.valid := out_slow_val
|
|
|
|
io.out_slow.bits := out_slow_bits
|
2013-01-25 08:40:47 +01:00
|
|
|
io.clk_slow := clock
|
2012-03-16 02:36:07 +01:00
|
|
|
}
|