2016-11-28 01:16:37 +01:00
|
|
|
// See LICENSE.Berkeley for license details.
|
|
|
|
// See LICENSE.SiFive for license details.
|
2014-09-13 03:06:41 +02:00
|
|
|
|
2017-07-07 19:48:16 +02:00
|
|
|
package freechips.rocketchip.rocket
|
2011-10-26 08:02:47 +02:00
|
|
|
|
2012-10-08 05:15:54 +02:00
|
|
|
import Chisel._
|
2017-07-07 19:48:16 +02:00
|
|
|
import freechips.rocketchip.config.Parameters
|
2011-10-26 08:02:47 +02:00
|
|
|
|
2015-10-06 06:48:05 +02:00
|
|
|
class HellaCacheArbiter(n: Int)(implicit p: Parameters) extends Module
|
2012-10-08 22:06:45 +02:00
|
|
|
{
|
2012-11-06 08:52:32 +01:00
|
|
|
val io = new Bundle {
|
2016-01-14 22:57:45 +01:00
|
|
|
val requestor = Vec(n, new HellaCacheIO).flip
|
2014-08-08 21:23:02 +02:00
|
|
|
val mem = new HellaCacheIO
|
2012-11-06 08:52:32 +01:00
|
|
|
}
|
2012-10-08 22:06:45 +02:00
|
|
|
|
2016-07-19 02:01:29 +02:00
|
|
|
if (n == 1) {
|
|
|
|
io.mem <> io.requestor.head
|
|
|
|
} else {
|
|
|
|
val s1_id = Reg(UInt())
|
|
|
|
val s2_id = Reg(next=s1_id)
|
2012-11-06 17:13:44 +01:00
|
|
|
|
2016-07-19 02:01:29 +02:00
|
|
|
io.mem.invalidate_lr := io.requestor.map(_.invalidate_lr).reduce(_||_)
|
|
|
|
io.mem.req.valid := io.requestor.map(_.req.valid).reduce(_||_)
|
|
|
|
io.requestor(0).req.ready := io.mem.req.ready
|
|
|
|
for (i <- 1 until n)
|
|
|
|
io.requestor(i).req.ready := io.requestor(i-1).req.ready && !io.requestor(i-1).req.valid
|
2012-11-06 17:13:44 +01:00
|
|
|
|
2016-07-19 02:01:29 +02:00
|
|
|
for (i <- n-1 to 0 by -1) {
|
|
|
|
val req = io.requestor(i).req
|
|
|
|
def connect_s0() = {
|
|
|
|
io.mem.req.bits.cmd := req.bits.cmd
|
|
|
|
io.mem.req.bits.typ := req.bits.typ
|
|
|
|
io.mem.req.bits.addr := req.bits.addr
|
|
|
|
io.mem.req.bits.phys := req.bits.phys
|
|
|
|
io.mem.req.bits.tag := Cat(req.bits.tag, UInt(i, log2Up(n)))
|
|
|
|
s1_id := UInt(i)
|
|
|
|
}
|
|
|
|
def connect_s1() = {
|
|
|
|
io.mem.s1_kill := io.requestor(i).s1_kill
|
|
|
|
io.mem.s1_data := io.requestor(i).s1_data
|
|
|
|
}
|
2016-04-02 04:30:39 +02:00
|
|
|
|
2016-07-19 02:01:29 +02:00
|
|
|
if (i == n-1) {
|
|
|
|
connect_s0()
|
|
|
|
connect_s1()
|
|
|
|
} else {
|
|
|
|
when (req.valid) { connect_s0() }
|
|
|
|
when (s1_id === UInt(i)) { connect_s1() }
|
|
|
|
}
|
2012-11-06 17:13:44 +01:00
|
|
|
}
|
2012-10-08 22:06:45 +02:00
|
|
|
|
2016-07-19 02:01:29 +02:00
|
|
|
for (i <- 0 until n) {
|
|
|
|
val resp = io.requestor(i).resp
|
|
|
|
val tag_hit = io.mem.resp.bits.tag(log2Up(n)-1,0) === UInt(i)
|
|
|
|
resp.valid := io.mem.resp.valid && tag_hit
|
2017-04-15 08:57:32 +02:00
|
|
|
io.requestor(i).s2_xcpt := io.mem.s2_xcpt
|
2016-07-19 02:01:29 +02:00
|
|
|
io.requestor(i).ordered := io.mem.ordered
|
2017-05-23 21:52:25 +02:00
|
|
|
io.requestor(i).perf := io.mem.perf
|
2016-07-19 02:01:29 +02:00
|
|
|
io.requestor(i).s2_nack := io.mem.s2_nack && s2_id === UInt(i)
|
|
|
|
resp.bits := io.mem.resp.bits
|
|
|
|
resp.bits.tag := io.mem.resp.bits.tag >> log2Up(n)
|
2014-01-16 09:16:09 +01:00
|
|
|
|
2016-07-19 02:01:29 +02:00
|
|
|
io.requestor(i).replay_next := io.mem.replay_next
|
|
|
|
}
|
2012-10-08 22:06:45 +02:00
|
|
|
}
|
|
|
|
}
|