riscv/freedom
1
0
Fork 0
Code Issues Releases Activity

Switch to the new ML507Shell

Browse Source 
This enables synthesis for the first time!
This commit is contained in:
Klemens Schölhorn
2018-04-12 00:47:42 +02:00
parent 8e4eaf6603
commit 212821fe4d
3 changed files with 4 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
.gitmodules vendored
View File

@ -6,4 +6,4 @@
url = https://github.com/sifive/sifive-blocks.git
[submodule "fpga-shells"]
path = fpga-shells
url = https://github.com/sifive/fpga-shells
url = https://git.tiband.de/riscv/fpga-shells.git

2
fpga-shells

Submodule fpga-shells updated: 9d02f530fc...e9625bf8ee

5
src/main/scala/unleashed/u500ml507devkit/FPGAChip.scala
View File

@ -10,8 +10,7 @@ import freechips.rocketchip.diplomacy._
import sifive.blocks.devices.gpio._
import sifive.blocks.devices.pinctrl.{BasePin}
import sifive.fpgashells.shell.xilinx.vc707shell._
import sifive.fpgashells.ip.xilinx.{IOBUF}
import sifive.fpgashells.shell.xilinx.ml507shell._
//-------------------------------------------------------------------------
// PinGen
@ -28,7 +27,7 @@ object PinGen {
//-------------------------------------------------------------------------
class U500ML507DevKitFPGAChip(implicit override val p: Parameters)
extends VC707Shell
extends ML507Shell
with HasDebugJTAG {
//-----------------------------------------------------------------------