This website requires JavaScript.
Explore
Help
Sign In
riscv
/
fpga-shells
Watch
1
Star
0
Fork
You've already forked fpga-shells
0
Code
Releases
Activity
Freedom FPGA mappings (
https://github.com/sifive/fpga-shells
)
25
Commits
2
Branches
0
Tags
682
KiB
Scala
89.5%
Tcl
7.8%
Verilog
2%
Makefile
0.7%
dc6bb40d1b
Go to file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Clone in VS Code
Cite this repository
APA
BibTeX
Cancel
Henry Styles
dc6bb40d1b
VC707 : update contraints file to match PCIe and MIG signal names now claimed directly from the IP
2017-10-23 17:27:36 -07:00
src/main
/scala
VC707 : use IO bundles directly from the PCIe and MIG devices instead of redeclaring signals
2017-10-23 16:53:59 -07:00
xilinx
VC707 : update contraints file to match PCIe and MIG signal names now claimed directly from the IP
2017-10-23 17:27:36 -07:00
.gitignore
Initial commit for fpga-shells
2017-08-16 11:23:45 -07:00