This website requires JavaScript.
Explore
Help
Sign In
riscv
/
fpga-shells
Watch
1
Star
0
Fork
0
You've already forked fpga-shells
Code
Releases
Activity
13
Commits
2
Branches
0
Tags
9f75e6eb59ad733d5027c359a1713d4aef6c333b
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Henry Styles
9f75e6eb59
Support both 4G and 1GB DIMM configuration for VC707
...
Generate IP TCL and MIG projects from the Chisel blackboxes
2017-09-08 15:52:53 -07:00
src/main
/scala
Support both 4G and 1GB DIMM configuration for VC707
2017-09-08 15:52:53 -07:00
xilinx
Support both 4G and 1GB DIMM configuration for VC707
2017-09-08 15:52:53 -07:00
.gitignore
Initial commit for fpga-shells
2017-08-16 11:23:45 -07:00
Description
Freedom FPGA mappings (
https://github.com/sifive/fpga-shells
)
682
KiB
Languages
Scala
89.5%
Tcl
7.8%
Verilog
2%
Makefile
0.7%