riscv/fpga-shells
1
0
Fork 0
Code Releases Activity
Freedom FPGA mappings (https://github.com/sifive/fpga-shells)
36 Commits 2 Branches 0 Tags 682 KiB
Scala 89.5%
Tcl 7.8%
Verilog 2%
Makefile 0.7%
61ece0bf00
Go to file
Henry Styles 61ece0bf00 VC707 Shell : additional skewed clocks
2018-02-08 07:21:44 -08:00
src/main/scala VC707 Shell : additional skewed clocks 2018-02-08 07:21:44 -08:00
xilinx VC707 JTAG support throught XM105 FMC or reuse of LCD header 2018-02-08 07:21:44 -08:00
.gitignore Initial commit for fpga-shells 2017-08-16 11:23:45 -07:00