This website requires JavaScript.
Explore
Help
Sign In
riscv
/
fpga-shells
Watch
1
Star
0
Fork
0
You've already forked fpga-shells
Code
Releases
Activity
36
Commits
2
Branches
0
Tags
61ece0bf0068147844f7a2a5bb265b0e0227baeb
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Henry Styles
61ece0bf00
VC707 Shell : additional skewed clocks
2018-02-08 07:21:44 -08:00
src/main
/scala
VC707 Shell : additional skewed clocks
2018-02-08 07:21:44 -08:00
xilinx
VC707 JTAG support throught XM105 FMC or reuse of LCD header
2018-02-08 07:21:44 -08:00
.gitignore
Initial commit for fpga-shells
2017-08-16 11:23:45 -07:00
Description
Freedom FPGA mappings (
https://github.com/sifive/fpga-shells
)
682
KiB
Languages
Scala
89.5%
Tcl
7.8%
Verilog
2%
Makefile
0.7%