This website requires JavaScript.
Explore
Help
Sign In
riscv
/
fpga-shells
Watch
1
Star
0
Fork
0
You've already forked fpga-shells
Code
Releases
Activity
24
Commits
2
Branches
0
Tags
61b167e8d952fffe3d7c1a326af719919601cc62
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Henry Styles
61b167e8d9
VC707 : use IO bundles directly from the PCIe and MIG devices instead of redeclaring signals
2017-10-23 16:53:59 -07:00
src/main
/scala
VC707 : use IO bundles directly from the PCIe and MIG devices instead of redeclaring signals
2017-10-23 16:53:59 -07:00
xilinx
Restructure Tcl script entrypoint.
2017-10-04 14:15:39 -07:00
.gitignore
Initial commit for fpga-shells
2017-08-16 11:23:45 -07:00
Description
Freedom FPGA mappings (
https://github.com/sifive/fpga-shells
)
682
KiB
Languages
Scala
89.5%
Tcl
7.8%
Verilog
2%
Makefile
0.7%