riscv/fpga-shells
1
0
Fork 0
Code Releases Activity
Freedom FPGA mappings (https://github.com/sifive/fpga-shells)
32 Commits 2 Branches 0 Tags 682 KiB
Scala 89.5%
Tcl 7.8%
Verilog 2%
Makefile 0.7%
33c88b8cc4
Go to file
Henry Styles 33c88b8cc4 Move Xilinx unisims into separate file
2018-02-08 07:21:44 -08:00
src/main/scala Move Xilinx unisims into separate file 2018-02-08 07:21:44 -08:00
xilinx VC707 Shell : Make DDR and PCIe optional, mixed into Shell with traits. Also add MMCM to provide 65Mhz (and multiples) clock 2017-11-01 14:23:07 -07:00
.gitignore Initial commit for fpga-shells 2017-08-16 11:23:45 -07:00