riscv/fpga-shells
1
0
Fork 0
Code Releases Activity

VC707 : update contraints file to match PCIe and MIG signal names now claimed directly from the IP

Browse Source
This commit is contained in:
Henry Styles 2017-10-23 17:27:36 -07:00
parent 61b167e8d9
commit dc6bb40d1b
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
xilinx/vc707/constraints/vc707-master.xdc
View File

@ -35,16 +35,16 @@ set_property IOB TRUE [get_cells "uart_rxd_sync/sync_1"]
# PCI Express # PCI Express
#FMC 1 refclk #FMC 1 refclk
set_property PACKAGE_PIN A10 [get_ports {pci_exp_refclk_rxp}] set_property PACKAGE_PIN A10 [get_ports {pcie_REFCLK_rxp}]
set_property PACKAGE_PIN A9 [get_ports {pci_exp_refclk_rxn}] set_property PACKAGE_PIN A9 [get_ports {pcie_REFCLK_rxn}]
create_clock -name pcie_ref_clk -period 10 [get_ports pci_exp_refclk_rxp] create_clock -name pcie_ref_clk -period 10 [get_ports pcie_REFCLK_rxp]
set_input_jitter [get_clocks -of_objects [get_ports pci_exp_refclk_rxp]] 0.5 set_input_jitter [get_clocks -of_objects [get_ports pcie_REFCLK_rxp]] 0.5
set_property PACKAGE_PIN H4 [get_ports {pci_exp_txp}] set_property PACKAGE_PIN H4 [get_ports {pcie_pci_exp_txp}]
set_property PACKAGE_PIN H3 [get_ports {pci_exp_txn}] set_property PACKAGE_PIN H3 [get_ports {pcie_pci_exp_txn}]
set_property PACKAGE_PIN G6 [get_ports {pci_exp_rxp}] set_property PACKAGE_PIN G6 [get_ports {pcie_pci_exp_rxp}]
set_property PACKAGE_PIN G5 [get_ports {pci_exp_rxn}] set_property PACKAGE_PIN G5 [get_ports {pcie_pci_exp_rxn}]
# JTAG # JTAG
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets jtag_TCK_IBUF] set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets jtag_TCK_IBUF]