e1bf43fa47dcd20eb91bc00e3c8690190c4088bb
We cannot add the full repository here, because it contains the mig core, which is not allowed to be redistributed publicy.
Languages
Verilog
37%
VHDL
36%
Diff
27%