82 lines
3.0 KiB
Verilog
82 lines
3.0 KiB
Verilog
////////////////////////////////////////////////////////////////////////////////
|
|
// Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
// ____ ____
|
|
// / /\/ /
|
|
// /___/ \ / Vendor: Xilinx
|
|
// \ \ \/ Version : 14.7
|
|
// \ \ Application : xaw2verilog
|
|
// / / Filename : ml507_dvi_clock.v
|
|
// /___/ /\ Timestamp : 04/30/2018 22:20:54
|
|
// \ \ / \
|
|
// \___\/\___\
|
|
//
|
|
//Command: xaw2verilog -intstyle /repos/master/riscv_test/ipcore_dir/ml507_dvi_clock.xaw -st ml507_dvi_clock.v
|
|
//Design Name: ml507_dvi_clock
|
|
//Device: xc5vfx70t-1ff1136
|
|
//
|
|
// Module ml507_dvi_clock
|
|
// Generated by Xilinx Architecture Wizard
|
|
// Written for synthesis tool: XST
|
|
// Period Jitter (unit interval) for block DCM_ADV_INST = 0.024 UI
|
|
// Period Jitter (Peak-to-Peak) for block DCM_ADV_INST = 0.502 ns
|
|
`timescale 1ns / 1ps
|
|
|
|
module ml507_dvi_clock(CLKIN_IN,
|
|
CLKFX_OUT,
|
|
CLK0_OUT,
|
|
LOCKED_OUT);
|
|
|
|
input CLKIN_IN;
|
|
output CLKFX_OUT;
|
|
output CLK0_OUT;
|
|
output LOCKED_OUT;
|
|
|
|
wire CLKFB_IN;
|
|
wire CLKFX_BUF;
|
|
wire CLK0_BUF;
|
|
wire GND_BIT;
|
|
wire [6:0] GND_BUS_7;
|
|
wire [15:0] GND_BUS_16;
|
|
|
|
assign GND_BIT = 0;
|
|
assign GND_BUS_7 = 7'b0000000;
|
|
assign GND_BUS_16 = 16'b0000000000000000;
|
|
assign CLK0_OUT = CLKFB_IN;
|
|
BUFG CLKFX_BUFG_INST (.I(CLKFX_BUF),
|
|
.O(CLKFX_OUT));
|
|
BUFG CLK0_BUFG_INST (.I(CLK0_BUF),
|
|
.O(CLKFB_IN));
|
|
DCM_ADV #( .CLK_FEEDBACK("1X"), .CLKDV_DIVIDE(2.0), .CLKFX_DIVIDE(25),
|
|
.CLKFX_MULTIPLY(12), .CLKIN_DIVIDE_BY_2("FALSE"),
|
|
.CLKIN_PERIOD(10.000), .CLKOUT_PHASE_SHIFT("NONE"),
|
|
.DCM_AUTOCALIBRATION("TRUE"), .DCM_PERFORMANCE_MODE("MAX_SPEED"),
|
|
.DESKEW_ADJUST("SYSTEM_SYNCHRONOUS"), .DFS_FREQUENCY_MODE("LOW"),
|
|
.DLL_FREQUENCY_MODE("LOW"), .DUTY_CYCLE_CORRECTION("TRUE"),
|
|
.FACTORY_JF(16'hF0F0), .PHASE_SHIFT(0), .STARTUP_WAIT("FALSE"),
|
|
.SIM_DEVICE("VIRTEX5") ) DCM_ADV_INST (.CLKFB(CLKFB_IN),
|
|
.CLKIN(CLKIN_IN),
|
|
.DADDR(GND_BUS_7[6:0]),
|
|
.DCLK(GND_BIT),
|
|
.DEN(GND_BIT),
|
|
.DI(GND_BUS_16[15:0]),
|
|
.DWE(GND_BIT),
|
|
.PSCLK(GND_BIT),
|
|
.PSEN(GND_BIT),
|
|
.PSINCDEC(GND_BIT),
|
|
.RST(GND_BIT),
|
|
.CLKDV(),
|
|
.CLKFX(CLKFX_BUF),
|
|
.CLKFX180(),
|
|
.CLK0(CLK0_BUF),
|
|
.CLK2X(),
|
|
.CLK2X180(),
|
|
.CLK90(),
|
|
.CLK180(),
|
|
.CLK270(),
|
|
.DO(),
|
|
.DRDY(),
|
|
.LOCKED(LOCKED_OUT),
|
|
.PSDONE());
|
|
endmodule
|