riscv
/
workstation
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
workstation/project/ise
History
Klemens Schölhorn ce76d77699 Add missing module to the ISE project and ignore generated MIG-Core 2018-06-05 17:15:48 +02:00
..
.gitignore Add missing module to the ISE project and ignore generated MIG-Core 2018-06-05 17:15:48 +02:00
ml507_ddr2_clock.v Import clock definition files 2018-06-05 16:04:27 +02:00
ml507_dvi_clock.v Import clock definition files 2018-06-05 16:04:27 +02:00
ml507_sys_clock.v Import clock definition files 2018-06-05 16:04:27 +02:00
risc-v-workstation.xise Add missing module to the ISE project and ignore generated MIG-Core 2018-06-05 17:15:48 +02:00