73 lines
1.6 KiB
VHDL
73 lines
1.6 KiB
VHDL
|
library ieee;
|
||
|
|
library unisim;
|
||
|
|
|
||
|
|
use ieee.std_logic_1164.all;
|
||
|
|
use ieee.std_logic_unsigned.all;
|
||
|
|
use ieee.numeric_std.all;
|
||
|
|
-- Xilinx primitives (OBUFDS)
|
||
|
|
use unisim.VComponents.all;
|
||
|
|
|
||
|
|
entity main is
|
||
|
|
port (
|
||
|
|
clk: in std_logic;
|
||
|
|
|
||
|
|
dvi_d: out std_logic_vector(11 downto 0);
|
||
|
|
dvi_clk_p: out std_logic;
|
||
|
|
dvi_clk_n: out std_logic;
|
||
|
|
dvi_hsync: out std_logic;
|
||
|
|
dvi_vsync: out std_logic;
|
||
|
|
dvi_de: out std_logic;
|
||
|
|
dvi_reset: out std_logic;
|
||
|
|
|
||
|
|
switch_center: in std_logic;
|
||
|
|
led0: out std_logic;
|
||
|
|
led1: out std_logic;
|
||
|
|
led2: out std_logic;
|
||
|
|
led4: out std_logic
|
||
|
|
);
|
||
|
|
end main;
|
||
|
|
|
||
|
|
architecture Behavioral of main is
|
||
|
|
signal clk_vga: std_logic;
|
||
|
|
signal pixel_rgb: std_logic_vector(23 downto 0) := "111111110000000011111111";
|
||
|
|
signal dvi_clk: std_logic; -- connect vga_sync to dvi_clk_ds
|
||
|
|
-- tmp
|
||
|
|
signal hsync: std_logic;
|
||
|
|
signal vsync: std_logic;
|
||
|
|
signal de: std_logic;
|
||
|
|
begin
|
||
|
|
clock_source: entity work.clock_source port map (
|
||
|
|
CLKIN_IN => clk,
|
||
|
|
CLKFX_OUT => clk_vga
|
||
|
|
);
|
||
|
|
|
||
|
|
dvi_clk_ds: OBUFDS
|
||
|
|
port map(
|
||
|
|
O => dvi_clk_p,
|
||
|
|
OB => dvi_clk_n,
|
||
|
|
I => clk_vga
|
||
|
|
);
|
||
|
|
|
||
|
|
vga_sync: entity work.vga port map (
|
||
|
|
clk => clk_vga,
|
||
|
|
--x, y (static color for now)
|
||
|
|
pixel_rgb => pixel_rgb,
|
||
|
|
dvi_d => dvi_d,
|
||
|
|
dvi_clk => dvi_clk,
|
||
|
|
dvi_hsync => hsync,
|
||
|
|
dvi_vsync => vsync,
|
||
|
|
dvi_de => de
|
||
|
|
);
|
||
|
|
|
||
|
|
dvi_hsync <= hsync;
|
||
|
|
dvi_vsync <= vsync;
|
||
|
|
dvi_de <= de;
|
||
|
|
|
||
|
|
led0 <= switch_center;
|
||
|
|
led1 <= dvi_clk;
|
||
|
|
led2 <= hsync;
|
||
|
|
led4 <= vsync;
|
||
|
|
|
||
|
|
dvi_reset <= not switch_center;
|
||
|
|
end Behavioral;
|