34 lines
1.2 KiB
Scala
34 lines
1.2 KiB
Scala
// See LICENSE for license details.
|
|
package sifive.blocks.devices.xilinxvc707pciex1
|
|
|
|
import Chisel._
|
|
import freechips.rocketchip.coreplex.{HasInterruptBus, HasSystemBus}
|
|
import freechips.rocketchip.diplomacy.{LazyModule, LazyMultiIOModuleImp}
|
|
|
|
trait HasSystemXilinxVC707PCIeX1 extends HasSystemBus with HasInterruptBus {
|
|
val xilinxvc707pcie = LazyModule(new XilinxVC707PCIeX1)
|
|
|
|
sbus.fromAsyncFIFOMaster() := xilinxvc707pcie.master
|
|
xilinxvc707pcie.slave := sbus.toAsyncFixedWidthSlaves()
|
|
xilinxvc707pcie.control := sbus.toAsyncFixedWidthSlaves()
|
|
ibus.fromAsync := xilinxvc707pcie.intnode
|
|
}
|
|
|
|
trait HasSystemXilinxVC707PCIeX1Bundle {
|
|
val xilinxvc707pcie: XilinxVC707PCIeX1IO
|
|
def connectXilinxVC707PCIeX1ToPads(pads: XilinxVC707PCIeX1Pads) {
|
|
pads <> xilinxvc707pcie
|
|
}
|
|
}
|
|
|
|
trait HasSystemXilinxVC707PCIeX1ModuleImp extends LazyMultiIOModuleImp
|
|
with HasSystemXilinxVC707PCIeX1Bundle {
|
|
val outer: HasSystemXilinxVC707PCIeX1
|
|
val xilinxvc707pcie = IO(new XilinxVC707PCIeX1IO)
|
|
|
|
xilinxvc707pcie <> outer.xilinxvc707pcie.module.io.port
|
|
|
|
outer.xilinxvc707pcie.module.clock := outer.xilinxvc707pcie.module.io.port.axi_aclk_out
|
|
outer.xilinxvc707pcie.module.reset := ~xilinxvc707pcie.axi_aresetn
|
|
}
|