riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
12 Commits 1 Branch 0 Tags
5a0d084b3867dd6494974bf12a139eb98810c2e4
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Alex Solomatnikov 5a0d084b38 Renamed i2cDevices to i2c
2017-02-06 10:39:47 -08:00
src/main/scala
Renamed i2cDevices to i2c
2017-02-06 10:39:47 -08:00
vsrc
Initial commit.
2016-11-29 04:08:44 -08:00
.gitignore
Add /target to .gitignore.
2016-11-30 13:29:54 -08:00
LICENSE
Initial commit.
2016-11-29 04:08:44 -08:00
Description
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
280 KiB
Languages
Scala 99.8%
Verilog 0.2%