riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
131 Commits 1 Branch 0 Tags 280 KiB
Scala 99.8%
Verilog 0.2%
462976a070
Go to file
solomatnikov 462976a070
Merge pull request #48 from sifive/i2c_int 
i2c interrupt: allow irq to be cleared
2018-02-22 18:48:09 -08:00
src/main/scala Do not allow status read if status.transferInProgress is going to change next cycle 2018-02-22 18:43:39 -08:00
vsrc Updates to go with the fpga-shells directory 2017-08-17 18:12:49 -07:00
.gitignore Add /target to .gitignore. 2016-11-30 13:29:54 -08:00
LICENSE Initial commit. 2016-11-29 04:08:44 -08:00