riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
132 Commits 1 Branch 0 Tags 280 KiB
Scala 99.8%
Verilog 0.2%
3dee152775
Go to file
solomatnikov 3dee152775
Bug fix: arbLost should be asserted when bitState =/= s_bit_idle (#49)
2018-02-23 12:09:18 -08:00
src/main/scala Bug fix: arbLost should be asserted when bitState =/= s_bit_idle (#49) 2018-02-23 12:09:18 -08:00
vsrc Updates to go with the fpga-shells directory 2017-08-17 18:12:49 -07:00
.gitignore Add /target to .gitignore. 2016-11-30 13:29:54 -08:00
LICENSE Initial commit. 2016-11-29 04:08:44 -08:00