riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
2cc1012fa2
sifive-blocks/src/main/scala/devices
History
Alex Solomatnikov 2cc1012fa2 Completed Chisel RTL (not tested yet)
2017-01-31 17:20:53 -08:00
..
gpio LazyModule: provide Parameters 2016-12-07 13:21:20 -08:00
i2c Completed Chisel RTL (not tested yet) 2017-01-31 17:20:53 -08:00
mockaon LazyModule: provide Parameters 2016-12-07 13:21:20 -08:00
pwm LazyModule: provide Parameters 2016-12-07 13:21:20 -08:00
spi LazyModule: provide Parameters 2016-12-07 13:21:20 -08:00
uart LazyModule: provide Parameters 2016-12-07 13:21:20 -08:00
xilinxvc707mig mig: track change to Blind port API in rocket 2017-01-19 19:53:03 -08:00
xilinxvc707pciex1 xilinx pcie: put buffers before the outputs to the controller 2017-01-20 22:38:27 -08:00