riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
16 Commits 1 Branch 0 Tags 280 KiB
Scala 99.8%
Verilog 0.2%
095cb158dd
Go to file
Alex Solomatnikov 095cb158dd Flipped polarity of output enables to match Guava pins logic
2017-02-09 11:37:40 -08:00
src/main/scala Flipped polarity of output enables to match Guava pins logic 2017-02-09 11:37:40 -08:00
vsrc Initial commit. 2016-11-29 04:08:44 -08:00
.gitignore Add /target to .gitignore. 2016-11-30 13:29:54 -08:00
LICENSE Initial commit. 2016-11-29 04:08:44 -08:00