riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity

GPIO/SPI/I2C: Add sync stages in place of dummy variable since we need them and they are more useful.

Browse Source
This commit is contained in:
Megan Wachs
2017-06-12 17:53:51 -07:00
parent 7c118790cb
commit b06b80dccd
3 changed files with 6 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/devices/i2c/I2CPeriphery.scala
View File

@@ -22,8 +22,8 @@ trait HasPeripheryI2C extends HasSystemNetworks {
trait HasPeripheryI2CBundle {
val i2cs: Vec[I2CPort]
def toGPIOPins(dummy: Int = 1): Seq[I2CGPIOPort] = i2cs.map { i =>
val pin = Module(new I2CGPIOPort)
def toGPIOPins(syncStages: Int = 0): Seq[I2CGPIOPort] = i2cs.map { i =>
val pin = Module(new I2CGPIOPort(syncStages))
pin.io.i2c <> i
pin
}

4
src/main/scala/devices/spi/SPIPeriphery.scala
View File

@@ -23,8 +23,8 @@ trait HasPeripherySPI extends HasSystemNetworks {
trait HasPeripherySPIBundle {
val spis: HeterogeneousBag[SPIPortIO]
def SPItoGPIOPins(sync_stages: Int = 0): Seq[SPIGPIOPort] = spis.map { s =>
val pin = Module(new SPIGPIOPort(s.c, sync_stages))
def SPItoGPIOPins(syncStages: Int = 0): Seq[SPIGPIOPort] = spis.map { s =>
val pin = Module(new SPIGPIOPort(s.c, syncStages))
pin.io.spi <> s
pin
}

4
src/main/scala/devices/uart/UARTPeriphery.scala
View File

@@ -29,8 +29,8 @@ trait HasPeripheryUARTBundle {
uarts.foreach { _.rxd := UInt(1) }
}
def UARTtoGPIOPins(sync_stages: Int = 0): Seq[UARTGPIOPort] = uarts.map { u =>
val pin = Module(new UARTGPIOPort(sync_stages))
def UARTtoGPIOPins(syncStages: Int = 0): Seq[UARTGPIOPort] = uarts.map { u =>
val pin = Module(new UARTGPIOPort(syncStages))
pin.io.uart <> u
pin
}