riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity

devices: include DTS meta-data

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-03-02 20:28:38 -08:00
committed by Henry Cook
parent baccd5ada2
commit 46aa6b0ac4
9 changed files with 42 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/devices/spi/TLSPI.scala
View File

@ -109,8 +109,9 @@ class SPITopModule[B <: SPITopBundle](c: SPIParamsBase, bundle: => B, outer: TLS
abstract class TLSPIBase(w: Int, c: SPIParamsBase)(implicit p: Parameters) extends LazyModule {
require(isPow2(c.rSize))
val rnode = TLRegisterNode(address = AddressSet(c.rAddress, c.rSize-1), beatBytes = w)
val intnode = IntSourceNode(1)
val device = new SimpleDevice("spi", Seq("sifive,spi0"))
val rnode = TLRegisterNode(address = AddressSet(c.rAddress, c.rSize-1), device = device, beatBytes = w)
val intnode = IntSourceNode(IntSourcePortSimple(resources = device.int))
}
class TLSPI(w: Int, c: SPIParams)(implicit p: Parameters) extends TLSPIBase(w,c)(p) {