|
broadcast.scala
|
Chisel3: Flip order of := and <>
|
2015-08-03 18:53:39 -07:00 |
|
cache.scala
|
UInt-> Bits; avoid mixed UInt/SInt code
|
2015-07-30 23:49:06 -07:00 |
|
coherence.scala
|
Avoid cross-module references
|
2015-07-30 23:49:06 -07:00 |
|
directory.scala
|
First pages commit
|
2015-04-29 13:18:26 -07:00 |
|
ecc.scala
|
Bits -> UInt
|
2015-08-03 18:01:06 -07:00 |
|
htif.scala
|
Bits -> UInt
|
2015-08-03 18:01:06 -07:00 |
|
metadata.scala
|
Add Wire() wrap
|
2015-07-15 20:24:03 -07:00 |
|
network.scala
|
Chisel3 compatibility fixes
|
2015-07-23 14:58:46 -07:00 |
|
package.scala
|
First pages commit
|
2015-04-29 13:18:26 -07:00 |
|
tilelink.scala
|
Flip direction of some bulk connects
|
2015-08-03 18:01:14 -07:00 |
|
uncore.scala
|
Don't use clone
|
2015-07-15 18:06:27 -07:00 |
|
util.scala
|
Chisel3: bulk connect is not commutative
|
2015-08-01 21:09:00 -07:00 |
