riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
613 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
e2755a0f0a
Go to file
Andrew Waterman e2755a0f0a Work around zero-width wire limitation in HTIF
2016-05-25 20:39:53 -07:00
uncore Work around zero-width wire limitation in HTIF 2016-05-25 20:39:53 -07:00