This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
You've already forked rocket-chip
Code
Releases
Activity
c8ba6b2feb
rocket-chip
/
src
/
main
/
scala
/
coreplex
History
Megan Wachs
d8996ea85f
Empty commit to force travis
2017-05-16 22:56:58 -07:00
..
BaseCoreplex.scala
rocket: use diplomatic interrupts
2017-03-02 21:19:23 -08:00
Configs.scala
Empty commit to force travis
2017-05-16 22:56:58 -07:00
CoreplexNetwork.scala
axi4: ToTL supporting pipelined MMIO
2017-05-01 22:53:40 -07:00
RISCVPlatform.scala
new parameters ResetVectorBits, MaxHartIdBits, and MaxPriorityLevels
2017-04-27 18:17:31 -07:00
RocketPlex.scala
coreplex: DefaultCoreplex => RocketPlex
2017-04-27 18:17:09 -07:00
RocketTiles.scala
Interrupts: Less Pessimistic Synchronization (
#714
)
2017-04-28 14:49:24 -07:00