Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
b4d17c76d152084c5aba676bb45252c3657c8f34
rocket-chip/src/main/scala/coreplex
T
History
Wesley W. TerpstraandGitHub b4d17c76d1 coreplex: make rational+synchronous crossing configurable (#688)
2017-04-19 16:16:05 -07:00
..
BaseCoreplex.scala
rocket: use diplomatic interrupts
2017-03-02 21:19:23 -08:00
Configs.scala
coreplex: make rational+synchronous crossing configurable (#688)
2017-04-19 16:16:05 -07:00
Coreplex.scala
rocketchip: pass variable l1tol2 connections into coreplex
2017-01-29 11:18:36 -08:00
CoreplexNetwork.scala
soc: compatible with "simple-bus" => scanned for platform devices
2017-03-30 00:36:23 -07:00
RISCVPlatform.scala
debug: Put DebugROM back inside the overall Debug Module (#647)
2017-04-03 16:36:53 -07:00
RocketTiles.scala
coreplex: make rational+synchronous crossing configurable (#688)
2017-04-19 16:16:05 -07:00
Powered by Gitea Version: 1.27.1 Page: 15ms Template: 3ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API